1 1 2

WHAT IS CLAIMED IS:

- 1 1. An apparatus comprising:
- an electrically powered physical layer interface to
- 3 interface between a bus and a network, the physical layer
- 4 interface having a high power state and a low power state; and
- 5 a power management system configured to transition the
- 6 physical layer interface to the low power state when a signal
- 7 is detected on the bus.
- 1 2. The apparatus of claim 1, wherein the bus is a PCI bus.
- 1 3. The apparatus of claim 1, wherein the bus is a PCI-X bus.
- 1 4. The apparatus of claim 2, wherein the signal is a PCI
- 2 reset signal assertion.
- 1 5. The apparatus of claim 3, wherein the signal is a PCI
- 2 reset signal assertion.
- 1 6. The apparatus of claim 1, wherein the low power state is
- when the physical layer interface is powered off.

- 1 7. The apparatus of claim 1, wherein the low power state is
- when the physical layer interface draws no more than a
- 3 predetermined amount of current.
- 1 8. The apparatus of claim 4, wherein the physical layer
- 2 interface has a plurality of different low power states and
- 3 the power management system is configured to transition the
- 4 physical layer interface to one of the plurality of low power
- 5 states when a PCI reset signal assertion is detected.
- 1 9. The apparatus of claim 8, wherein the one of the plurality
- 2 of low power states is when the physical layer interface is
- 3 powered off.
- 1 10. The apparatus of claim 4, wherein the power management
- 2 system is hard wired into a Gigabit Ethernet device.
- 1 11. The apparatus of claim 10, wherein the low power state is
- when the physical layer interface is transmitting or receiving
- data at no greater than 100 megabits per second.
- 1 12. A system comprising:
- a power supply;
- 3 a bus electrically connected to the power supply;

- a central processing unit in communication with the bus;
- 5 and
- a communications device in communication with bus, the
- 7 communications device comprising:
- 8 an electrically powered physical layer interface
- 9 having a high power state and a low power state; and
- a power management system configured to transition
- 11 the physical layer interface to the low power state when a
- 12 signal is detected on the bus.
- 1 13. The system of claim 12, wherein the bus is a PCI bus and
- 2 the signal is a PCI reset signal assertion.
- 1 14. The system of claim 12, wherein the bus is a PCI-X bus
- 2 and the signal is a PCI reset signal assertion.
- 1 15. The system of claim 13, wherein the physical layer
- 2 interface has a plurality of different low power states and
- 3 the power management system is configured to transition the
- 4 physical layer interface to one of the plurality of low power
- 5 states when a PCI reset signal assertion is detected.

- 1 16. The system of claim 15, wherein the physical layer
- 2 interface has two low power states, an off power state and a
- 3 low power state.
- 1 17. The system of claim 16, wherein the communications device
- 2 includes a register having at least a one-bit field, and the
- 3 system further comprises:
- a storage device;
- 5 an operating system stored on the storage device and
- 6 configured to write data to the field in the register if wake
- 7 up of the communications device is enabled or disabled; and
- 8 wherein the power management system is configured to
- 9 transition the physical layer interface to the off power state
- when a PCI reset signal assertion is detected if the data in
- 11 the register indicates that wake up is disabled when a PCI
- 12 reset signal assertion is detected, and transition the
- 13 physical layer interface to the low power state when a PCI
- 14 reset signal assertion is detected if the data in the register
- indicates that wake up is enabled when the PCI reset signal
- 16 assertion is detected.
- 1 18. The system of claim 17, wherein the communications device
- is a Gigabit Ethernet device.

- 1 19. The system of claim 18, wherein the low power state of
- 2 the physical layer interface is when the physical layer
- 3 interface transmits or receives data at less than or equal to
- 4 100 megabits per second.
- 1 20. The system of claim 12, wherein the communication device
- 2 is a wireless local area network controller.
- 1 21. The system of claim 18 wherein the power management
- 2 system is hard wired into the Gigabit Ethernet device.
- 1 22. A method comprising:
- 2 monitoring a bus by a device with an electrically powered
- 3 physical layer interface having a high power state and at
- 4 least one low power state within a networked computer system
- 5 having an operating system; and
- 6 changing the power state of a physical layer interface to
- 7 a low power state when a signal is detected on the bus.
- 1 23. The method of claim 22 wherein the device is a Gigabit
- 2 Ethernet device.
- 1 24. The method of claim 23, further comprising:
- providing a register within the device;

- 3 writing data to the register by the operating system to
- 4 indicate whether wake up of the device is enabled or disabled;
- 5 changing the power state of the physical layer interface
- 6 to an first low power state when the signal is detected by the
- 7 device if the data in the register indicates that wake up is
- 8 disabled at the time the signal is detected; and
- 9 changing the power state of the physical layer interface
- 10 to a second low power state when the signal is detected by the
- 11 device if the data in the register indicates that wake up is
- 12 enabled at the time the signal is detected.
- 1 25. The method of claim 24 wherein the device comprises a
- 2 Gigabit Ethernet device.
- 1 26. The method of claim 25 wherein the first low power state
- 2 is when the physical layer interface is not enabled to
- 3 transmit data to or receive data from the network.
- 1 27. The method of claim 26 wherein the second low power state
- 2 is when the physical layer interface is configured to transmit
- 3 data to or receive data from the network up to 100 megabits
- 4 per second.

- 1 28. The method of claim 27 wherein the bus is a PCI bus and
- 2 the signal is a PCI reset assertion.
- 1 29. The method of claim 27 wherein the bus is a PCI-X bus and
- 2 the signal is a PCI reset assertion.
- 1 30. A computer program product residing on a computer
- 2 readable medium for powering down a physical layer interface,
- 3 comprising instructions for causing a device to:
- 4 monitor a bus for assertion of a signal on the bus; and
- 5 change the power state of the physical layer interface to
- 6 a low power state when the signal is detected on the bus.
- 1 31. The computer program product of claim 30 wherein the
- 2 device is a Gigabit Ethernet device.
- 1 32. The computer program product of claim 30, further
- 2 comprising instructions to:
- 3 write data to a register by the operating system to
- 4 indicate whether wake up of the device is enabled or disabled;
- 5 change the power state of the physical layer interface to
- 6 an first low power state when the signal is detected by the
- 7 device if the data in the register indicates that wake up is
- 8 disabled at the time the signal is detected or to a second low

- 9 power state when the signal is detected by the device if the
- data in the register indicates that wake up is enabled at the
- 11 time the signal is detected.